

# A Fast Rewritable 90nm 512Mb NOR “B4-Flash” Memory with $8F^2$ Cell Size

T. Ogura, M. Mihara, Y. Kawajiri, K. Kobayashi, T. Sakaniwa, K. Nishikawa,  
S. Shimizu, S. Shukuri, N. Ajika and M. Nakashima

GENUSION, Inc., 7-1-3 Douicho, Amagasaki, Hyogo, Japan  
Phone:+81-6-6416-6133,Fax:+81-6-6416-6134,e-mail:ogura.taku@genusion.co.jp

## Abstract

This paper introduces a first 512Mb B4-Flash product chip with  $8F^2$  cell size, which is the smallest NOR cell in the 90nm generation. High rewriting throughput ( $\sim 8\text{MB/s}$ ) is realized by 10MB/s programming and 100ms/block erasing without over-erase problem. 10MB/s programming is achieved by 1kB simultaneous programming and proposed fast verify scheme. This work proves that B4-Flash can realize not only high rewriting performance like NAND Flash but also fast random access like conventional NOR Flash.

## Introduction

Increasing demand for high density low cost non-volatile memory applications requires fast rewriting throughput for flash memories.

We have demonstrated the high speed programming capability (100MB/s programming speed on a theoretical basis) and excellent retention characteristics of B4-Flash memory with p-channel floating gate cell by evaluating the 4Mb/64Mb test chip fabricated in 130nm/90nm process technology, respectively [1-3]. In this paper, we introduce a 90nm 512Mb B4-Flash product chip with  $8F^2$  cell size for the first time, and confirm the high rewriting performance in NOR architecture practically.

## Architecture

Fig. 1 shows the microphotograph and the key features of the chip. Fig. 2 shows the memory cell array architecture adopted in this chip. As have been confirmed in the previous work [4], NMOS select-transistor architecture is useful for realizing the robust program-disturb immunity (especially improving the gate-disturb immunity) in B4-Flash memory. This chip contains four 128Mb memory arrays called “BANK”. 2048 write buffers for program and 256 sense amplifiers for verify and read are located in the lower side of each BANK. A block is composed of 512WL and 4096 MBL (16384 SBL), the word line pitch is  $0.36\mu\text{m}$  ( $=4F$ ) and the bit line pitch is  $0.18\mu\text{m}$  ( $=2F$ ) respectively, so the unit cell size is  $0.0648\mu\text{m}^2$  ( $=8F^2$ ). The minimum page size and block size are 256B and 1MB, respectively. The 10MB/s programming is achieved by extending the page size from 256B to 1kB with simultaneous four BANKs operation. In case of the 1kB programming, the block size increases to 4MB.

Fig. 3 and Fig. 4 show the column control circuit and the timing diagram of program operation for achieving 10MB/s programming, respectively. A cell programming is executed by Back Bias assisted Band-to-Band tunneling induced Hot-Electron (B4-HE) injection mechanism. In this mechanism, programming drain current is about 10nA/cell [1], therefore 1kB simultaneous programming is available in the range of charge-pump ability ( $\sim 100\mu\text{A}$ ). Program-pulse for cell drain is applied through the write buffer, which decides the MBL voltage according to the programming data. Program-verify sequence is executed by using 256 SAs in each BANK, repeating eight times with changing column address in a 240ns cycle, so total verify time is about 2us.

## Results and Discussion

Fig. 5(a) shows the measured waveforms during program operation. In program-pulse phase utilizing B4-HE injection mechanism, the WL voltage is increased from 6V to 11V by 1V at  $\text{WELL}=5\text{V}$ . Verify and pulse sequence is repeated in a 15us cycle within 100us, therefore 10MB/s programming (1kB/100us) can be achieved by simultaneous four BANKs operation.

Fig. 5(b) shows the measured waveforms during erase operation. In B4-Flash memory, cell in erase state turns off the current, therefore over-erase problem occurred in the conventional NOR Flash memory is negligible; accordingly erase operation can be simplified. In erase-pulse phase utilizing FN-tunneling mechanism, the  $\text{WELL}/\text{SL}$  voltage are increased from 6V to 10V by 0.2V at  $\text{WL}=-10\text{V}$ . Verify and pulse sequence is repeated within 100ms.

Fig. 5(c) shows the measured waveforms during read operation. The state of memory cell is judged by applying  $\text{WL}=-4\text{V}/\text{SG}=4\text{V}/\text{SBL}=0.8\text{V}$ , and 256SAs enables 16W page read (1st access time: 100ns, 2nd access time: 25ns).

Fig. 6 shows the  $V_{th}$  distributions after erase and program operation, respectively. As shown in this graph, the program-disturb bit does not exist in the physical checker pattern. It proves that NMOS select-transistor architecture has robust program-disturb immunity in B4-Flash memory.

As a result, the comparison of B4-Flash memory and conventional NOR/NAND Flash memory is summarized in Fig. 7. B4-Flash memory in this work has SLC architecture, so it has 40times higher rewriting throughput ( $\sim 8\text{MB/s}$ ) than that of conventional MLC NOR Flash memory ( $\sim 0.2\text{MB/s}$ ) with fast random access which distinguishes B4-Flash memory from the serial access type of NAND Flash memory. In MLC architecture, we estimate the rewriting throughput to be 5MB/s, which can be realized by 2kB simultaneous programming within 400us and 100ms/block erasing (maximum block size: 8MB) without over-erase problem as in SLC architecture.

## Conclusions

We have demonstrated the high rewriting performance of B4-Flash memory in NOR architecture practically. There is still scope for improvement of programming speed up to 20MB/s or more by extending the page size and optimizing the program sequence. In this paper, we have introduced B4-Flash memory with  $8F^2$  cell size, however, it has potential to shrink a cell size down to  $6F^2$  by applying a self-aligned process for contact formation. In the future, MLC NOR B4-Flash memory with high rewriting throughput and smaller cell size can be realized.

## References

- [1] S. Shukuri, et al., NVSMW, pp.30-31, 2007.
- [2] M. Mihara, et al., NVSMW, pp.23-24, 2007.
- [3] S. Shukuri, et al., NVSMW, pp.16-19, 2008.
- [4] T. Ogura, et al., IMW, pp.53-54, 2009.




Figure 1. Die microphotograph of 512Mb B4-Flash memory




Figure 2. Memory cell array architecture




Figure 3. Column control circuit







Figure 4. Timing diagram of program operation



(a) Program operation



(b) Erase operation



(c) Read operation

Figure 5. Measured waveforms




Figure 6. Vth distributions (one block = 1MB)




Figure 7. Comparison of B4-Flash memory and conventional NOR/NAND Flash memory